

2/9




FIG. 2

3/9




FIG. 3

4/9

PM1a, PM1b CONTROL REGISTER

| BIT 15:14 | BIT 13 | BIT 12-10 | BIT 9-3 | BIT 2 | BIT 1 | BIT 0 |
|-----------|------------------------------|-------------------------------|----------|--------------------|-----------------------------|--------------------------|
| Reserved | Suspend Enable Bit SUS_EN | Suspend Type Field SUS_TYP | Reserved | Global Release Bit | Bus Mater Reload Enable Bit | SCI Enable Bit SCI_EN |

FIG. 4

5/9

Intialization Process




FIG. 5

6/9





FIG. 6

7/9



8/9




FIG. 7

9/9




FIG. 7 (continued)